

Policy-synchronised Deterministic Memory: Reconciling Synchrony & Asynchrony

M. Mendler
University of Bamberg

Synchron 2019
Aussois, 25.11.-28.11.2019


Based on joint work with
J. Aguado, M. Pouzet, P. Roop, R. von Hanxleden [ESOP'18]

Prologue

Synchr. Interfaces - Memory or Signal?

```
module ABRO
  inout E : Interface;
  input R : Signal;
  var x,y : int;
  loop
    abort [
      while E.A.empty do pause
      ||
      while E.B.empty do pause
    ];
    repeat
      x = E.A.get;
      y = E.B.get;
      E.O.put = x+y
    until
      (E.A.empty or E.B.empty)
  when R.present
end loop
end module
```

What is the status of E ?



The interface E is **both**

- **memory** (E is written after being read) **and**
- **signal** (E is shared with concurrent environment)

Trust Your Semicolon

In **traditional synchronous/functional languages** shared data structures can only be

- **either** memory (hence not synchronised)
- **or** signal (hence no destructive update)

but **not both**.

When **sequential program order** is taken **prescriptively** the **shared interface** becomes a **first-class citizen**:

- Sequential Constructiveness (SCL, SCEst, SCCharts)
[von Hanxleden et.al. TECS'14, TECS'17]
- Policy-synchronised Memory [Aguado et. al. ESOP'18]

In This Talk ...

... we revisit & extend (a bit) the [ESOP'18] theory of

Policy-synchronised Memory (PSM)

to illustrate how it

- ... permits shared data structures
- ... leads to fixed-point semantics
- ... naturally accommodates asynchrony.

Overview

- ① A Simple Core Language & Nondeterministic Semantics
- ② Policy Interfaces
- ③ Policy-conformant Scheduling
- ④ Macro-step Determinacy
- ⑤ Predictions & Fixed points
- ⑥ Towards GALS
- ⑦ Conclusion

A Simple Core Language

Synchronous Concurrent Language SCoL

$P ::=$	$x = a ; P$	data action on store
	pause $\sigma ; P$	clock action (wait for tick of σ)
	return	termination
	$[P]\sigma$	ignore clock ¹
	$P \parallel P$	parallel composition
	if e then P else P	conditional branching
	rec $p. P$	recursive closure
	p	process variable

where x is a **value variable**, a access to **shared data** (method call),
 σ a **clock**, e **side-effect-free value expression**.

¹ $[P]\sigma$ is the same as $P\uparrow\sigma$ in PMC [Andersen & Mendler ESOP'94] and CSA [Cleveland et.al. CONCUR'97]

Action Structure

\mathbb{D} fixed universal domain of **values**.

An **action structure** $\mathcal{S} = (\mathbb{S}, \mathbb{A}, \mathbb{C}, \cdot, \odot)$ over \mathbb{D} consists of

- **global store** $\Sigma \in \mathbb{S}$
- **data actions** $a \in \mathbb{A}$
- **clock actions** $\sigma \in \mathbb{C}$
- **return value** $\Sigma \cdot a \in \mathbb{D}$ of data action $a \in \mathbb{A}$ in store $\Sigma \in \mathbb{S}$
- **memory update** $\Sigma \odot \alpha \in \mathbb{S}$ for action $\alpha \in \mathbb{A} \cup \mathbb{C}$ and $\Sigma \in \mathbb{S}$.

“Free” Nondeterministic Micro-step Execution:

$$\Sigma \vdash P \xrightarrow{a} \Sigma' \vdash P'$$

defined by the following inductive rules ...

“Free” Nondeterministic Scheduling

$$\frac{\Sigma' = \Sigma \odot a \quad v = \Sigma \cdot a}{\Sigma \vdash x = a; P \xrightarrow{a} \Sigma' \vdash P\{v/x\}} \quad \frac{\Sigma \vdash P \xrightarrow{a} \Sigma' \vdash P'}{\Sigma \vdash [P]\sigma \xrightarrow{a} \Sigma' \vdash [P']\sigma}$$

$$\frac{\Sigma \vdash P \xrightarrow{a} \Sigma' \vdash P'}{\Sigma \vdash P \parallel Q \xrightarrow{a} \Sigma' \vdash P' \parallel Q} \quad \frac{\Sigma \vdash Q \xrightarrow{a} \Sigma' \vdash Q'}{\Sigma \vdash P \parallel Q \xrightarrow{a} \Sigma' \vdash P \parallel Q'}$$

$$\frac{\Sigma' = \Sigma \odot \sigma}{\Sigma \vdash \text{pause } \sigma; P \xrightarrow{\sigma} \Sigma' \vdash P} \quad \frac{\Sigma' = \Sigma \odot \sigma}{\Sigma \vdash [P]\sigma \xrightarrow{\sigma} \Sigma' \vdash [P]\sigma}$$

$$\frac{\Sigma \vdash P \xrightarrow{\sigma} \Sigma' \vdash P' \quad \Sigma \vdash Q \xrightarrow{\sigma} \Sigma' \vdash Q'}{\Sigma \vdash P \parallel Q \xrightarrow{\sigma} \Sigma' \vdash P' \parallel Q'}$$

(...omitting the rules for return, rec $p.P$, if e then P else Q)

Policy Interfaces

The Policy Contract

Every shared object is protected by a **policy** constraining the **admissibility** and **ordering** of **concurrent** accesses to its methods.

- **Assumption on Environment:** The scheduler is **policy conformant**. I.e., all executions must satisfy the policy.
- **Guarantee by Object:** The object evaluation semantics is **policy coherent**. I.e., concurrent methods are confluent.

Policy Constructiveness (Static Analysis):

- Object implementations are **coherent**
- Program admits **deadlock-free conformant schedule**.

Theorem: Objects are coherent + schedule conformant \Rightarrow program execution globally confluent.

Policy-synchronised Memory

Let $\mathcal{S} = (\mathbb{S}, \mathbb{A}, \mathbb{C}, \cdot, \odot)$ be action structure.

Policy

A **policy** \Vdash for \mathcal{S} is given by a pair $(\downarrow, \dashrightarrow)$ consisting of

- an **admissibility predicate** $\Sigma \Vdash \downarrow \alpha$
- a **precedence relation** $\Sigma \Vdash \alpha \dashrightarrow \beta$ (“ α **blocks** β ”)

for $\Sigma \in \mathbb{S}$ and $\alpha, \beta \in \mathbb{A} \cup \mathbb{C}$ such that

- $\Sigma \Vdash \alpha \dashrightarrow \beta$ implies $\Sigma \Vdash \downarrow \alpha$ and $\Sigma \Vdash \downarrow \beta$.

Intuition: The policy **protects determinacy** of \mathcal{S} under concurrent admissible actions, subject to precedence constraints.

Concurrent Independence & Coherence

Concurrent Independence: Actions α , β are **concurrently independent**, written

$$\Sigma \Vdash \alpha \diamond \beta$$

if both α and β are admissible ($\Sigma \Vdash \downarrow \alpha$, $\Sigma \Vdash \downarrow \beta$) and none blocks the other ($\Sigma \not\vdash \alpha \dashrightarrow \beta$, $\Sigma \not\vdash \beta \dashrightarrow \alpha$).

Coherence (Confluence):

The action structure \mathcal{S} is **policy coherent** if $\Sigma \Vdash \alpha \diamond \beta$ implies

- 1 $\Sigma \odot \beta \Vdash \downarrow \alpha$ and $\Sigma \odot \alpha \Vdash \downarrow \beta$
- 2 $\Sigma \cdot \alpha = (\Sigma \odot \beta) \cdot \alpha$ and $\Sigma \cdot \beta = (\Sigma \odot \alpha) \cdot \beta$
- 3 $\Sigma \odot \alpha \odot \beta = \Sigma \odot \beta \odot \alpha$.

with the last two conditions (2), (3) **only for data actions** $\alpha, \beta \in \mathbb{A}$.

Example – SCEsterel² Pure Signals (PSig)

$x \in \text{PSig}$

$\mathbb{S} = \{\perp, 0, 1\}$


$\mathbb{A} = \{x.\text{pres}, x.\text{emit}, x.\text{unemit}\}$

$\mathbb{C} = \{x.\text{tick}\}$

$\Sigma \Vdash_{\text{psig}} \downarrow \alpha$ iff $\alpha \neq x.\text{pres}$

$\Sigma \Vdash_{\text{psig}} \downarrow x.\text{pres}$ iff $\Sigma \neq \perp$

```
host class PSig {  
    bool pres()  
    void emit()  
    void unemit()  
    void tick()  
    policy  $\Vdash_{\text{psig}}$   
}
```



²R. v. Hanxleden et. al [TECS'17]

Example – SCEsterel² Pure Signals (PSig)

$x \in \text{PSig}$

$\mathbb{S} = \{\perp, 0, 1\}$

$\mathbb{A} = \{x.\text{pres}, x.\text{emit}, x.\text{unemit}\}$

$\mathbb{C} = \{x.\text{tick}\}$

$\Sigma \Vdash_{\text{psig}} \downarrow \alpha \text{ iff } \alpha \neq x.\text{pres}$

$\Sigma \Vdash_{\text{psig}} \downarrow x.\text{pres} \text{ iff } \Sigma \neq \perp$


$\perp \Vdash_{\text{psig}} x.\text{unemit} \dashrightarrow x.\text{emit}$

$0 \Vdash_{\text{psig}} x.\text{emit} \dashrightarrow x.\text{pres}$

$1 \Vdash_{\text{psig}} x.\text{unemit} \dashrightarrow x.\text{pres}$

```

host class PSig {
  bool pres()
  void emit()
  void unemit()
  void tick()
  policy  $\Vdash_{\text{psig}}$ 
}
    
```



²R. v. Hanxleden et. al [TECS'17]

Example – SCEsterel² Pure Signals (PSig)

$x \in \text{PSig}$

$\mathbb{S} = \{\perp, 0, 1\}$

$\mathbb{A} = \{x.\text{pres}, x.\text{emit}, x.\text{unemit}\}$

$\mathbb{C} = \{x.\text{tick}\}$

$\Sigma \Vdash_{\text{psig}} \downarrow \alpha \text{ iff } \alpha \neq x.\text{pres}$

$\Sigma \Vdash_{\text{psig}} \downarrow x.\text{pres} \text{ iff } \Sigma \neq \perp$

$\perp \Vdash_{\text{psig}} x.\text{unemit} \dashrightarrow x.\text{emit}$


$0 \Vdash_{\text{psig}} x.\text{emit} \dashrightarrow x.\text{pres}$

$1 \Vdash_{\text{psig}} x.\text{unemit} \dashrightarrow x.\text{pres}$

$\Sigma \Vdash_{\text{psig}} \alpha \dashrightarrow x.\text{tick}$

```

host class PSig {
  bool pres()
  void emit()
  void unemit()
  void tick()
  policy  $\Vdash_{\text{psig}}$ 
}
  
```



²R. v. Hanxleden et. al [TECS'17]

Policy-conformant Scheduling

$$\Sigma; E \Vdash P \xrightarrow{a} \Sigma' \Vdash P'$$

Enabling (Stability)

Informal: An action α is **enabled** in store Σ for an environment E , written

$$\Sigma; E \Vdash \downarrow \alpha,$$



if α is **admissible** in Σ and remains **admissible and unblocked** along all concurrently independent and admissible actions of E .

Definition



Enabling $\Sigma; E \Vdash \downarrow \alpha$ is the largest relation such that

- $\Sigma \Vdash \downarrow \alpha$
and for all $\Sigma \vdash E \xrightarrow{\beta} \Sigma' \vdash E'$ and $\Sigma \Vdash \downarrow \beta$ we have
- $\Sigma \not\Vdash \beta \dashrightarrow \alpha$ and
- if $\Sigma \not\Vdash \alpha \dashrightarrow \beta$ then $\Sigma'; E' \Vdash \downarrow \alpha$.



Enabling & Predictive Scheduling





Enabling & Predictive Scheduling





Enabling & Predictive Scheduling






Enabling & Predictive Scheduling



Enabling & Predictive Scheduling



Enabling & Predictive Scheduling



Macro-step Determinacy

Macro Step

We write $\Sigma \Vdash P \xrightarrow{\alpha} \Sigma' \Vdash P'$ for Σ , return $\Vdash P \xrightarrow{\alpha} \Sigma' \Vdash P'$.

(Closed Big-step) Reduction: $\Sigma \Vdash P \Rightarrow \Sigma' \Vdash P'$ is the smallest reflexive relation on configurations such that for $a \in \mathbb{A}$

$$\frac{\Sigma_1 \Vdash P_1 \xrightarrow{a} \Sigma_2 \Vdash P_2 \quad \Sigma_2 \Vdash P_2 \Rightarrow \Sigma_3 \Vdash P_3}{\Sigma \Vdash P \Rightarrow \Sigma_3 \Vdash P_3}$$

Note: Reductions “ \Rightarrow ” iterate **only data actions**, no clocks.

Macro Step

A σ -macro step

$$\Sigma \Vdash P \Rightarrow \Sigma' \Vdash_{\sigma} P'$$

is a reduction $\Sigma \Vdash P \Rightarrow \Sigma' \Vdash P'$ where the configuration $\Sigma' \Vdash P'$ is σ -pausing, i.e., $\Sigma' \Vdash P' \xrightarrow{\sigma} \Sigma'' \Vdash P''$.

Synchrony

Synchrony:

- An action α is called σ -synchronous (in scope of σ , σ -urgent) if for all Σ , if $\Sigma \Vdash \downarrow \alpha$ and $\Sigma \Vdash \downarrow \sigma$ then $\Sigma \Vdash \alpha \dashrightarrow \sigma$.
- A process P is σ -synchronous if all actions of P are σ -synchronous.
- An object in the store Σ is σ -synchronous if it is accessible only through σ -synchronous actions.

Macro-step Determinacy

Macro Step Determinacy [ESOP'18]

Let P be a σ -synchronous process with

- $\Sigma \Vdash P \Rightarrow \Sigma_1 \vdash_\sigma P_1$ and $\Sigma \Vdash P \Rightarrow \Sigma_2 \vdash_\sigma P_2$.

Then $\Sigma_1 = \Sigma_2$ and $P_1 = P_2$.

Macro Step Confluence (Synchron'19 . Conjecture)

Let P be an arbitrary process with

- $\Sigma \Vdash P \Rightarrow \Sigma_1 \vdash_\sigma P_1$ and $\Sigma \Vdash P \Rightarrow \Sigma_2 \vdash_\sigma P_2$.

Then

- there exist Σ' and P' such that $\Sigma_i \Vdash P_i \Rightarrow \Sigma' \vdash_\sigma P'$
- Each σ -synchronous object has identical state in Σ_1 and Σ_2 .

Predictions & Fixed Points

Multi-set Predictions

The σ -prediction counts for each action α how often it is possibly executed, from a given configuration $\Sigma; E$ in the macro step.

Definition

The σ -prediction $can_\sigma(\Sigma; E) : A \rightarrow \mathbb{N}_\infty$ is the **smallest multiset** such that for all $\alpha \neq \sigma$,

- if $\Sigma \Vdash \downarrow \alpha$ and $\Sigma \vdash E \xrightarrow{\alpha} \Sigma' \vdash E'$,
- then $can_\sigma(\Sigma; E) \geq \alpha \oplus can_\sigma(\Sigma'; E')$.

Note: The counting of actions terminates at the clock tick σ .

Fixed-Point Semantics for SCEsterel PSigs

The policy \Vdash_{psig} induces the following 4-valued semantics

$\llbracket \Sigma; E \rrbracket : \text{PSig} \rightarrow \{\perp_{0,1} \sqsubseteq \perp_0 \sqsubseteq 0, \perp_{0,1} \sqsubseteq \perp_1 \sqsubseteq 1\}$:

$$\llbracket \Sigma; E \rrbracket(x) =_{df} \begin{cases} 1 & \text{if } \Sigma \cdot x = 1 \wedge \text{can}_\sigma(\Sigma; E)(x.\text{unemit}) = 0 \\ 0 & \text{if } \Sigma \cdot x = 0 \wedge \text{can}_\sigma(\Sigma; E)(x.\text{emit}) = 0 \\ \perp_0 & \text{if } \Sigma \cdot x \neq 1 \wedge \text{can}_\sigma(\Sigma; E)(x.\text{emit}) = 0 \\ \perp_1 & \text{if } \Sigma \cdot x \neq 0 \wedge \text{can}_\sigma(\Sigma; E)(x.\text{unemit}) = 0 \\ \perp_{0,1} & \text{otherwise} \end{cases}$$

$$\Sigma; E \Vdash_{\text{psig}} \downarrow x.\text{unemit} \quad \text{iff} \quad \perp_0 \sqsubseteq \llbracket \Sigma; E \rrbracket(x)$$

$$\Sigma; E \Vdash_{\text{psig}} \downarrow x.\text{emit} \quad \text{iff} \quad \perp_1 \sqsubseteq \llbracket \Sigma; E \rrbracket(x)$$

$$\Sigma; E \Vdash_{\text{psig}} \downarrow x.\text{pres} \quad \text{iff} \quad 0 \sqsubseteq \llbracket \Sigma; E \rrbracket(x) \text{ or } 1 \sqsubseteq \llbracket \Sigma; E \rrbracket(x).$$

Fixed-Point Semantics for SCEsterel PSigs

Reduction is Inflationary

$\Sigma \Vdash P \Rightarrow \Sigma' \Vdash P'$ implies $\llbracket \Sigma; P \rrbracket \sqsubseteq \llbracket \Sigma'; P' \rrbracket$.

From the **initial store** $\Sigma_v \cdot x = v$ for $x \in \text{PSig}$ and $v \in \{\perp, 0, 1\}$,

$$\Sigma_v \Vdash P \Rightarrow \Sigma_1 \Vdash P_1 \Rightarrow \Sigma_2 \Vdash P_2 \cdots \Rightarrow \Sigma_n \Vdash P_n$$

converges to $\llbracket P \rrbracket_v =_{df} \bigsqcup_i \llbracket \Sigma_i; P_i \rrbracket$.

Esterel Semantics


Suppose P does not use $x.\text{unemit}$ or $x.\text{emit}$ sequentially after $x.\text{pres}$. Then the fixed point $\llbracket P \rrbracket_0$ corresponds to the **constructive three-valued fixed point** semantics of [Berry 2002].

A Policy-view of GALS

What We Are Really Interested In...



The SYNC Buffer



The SYNC Buffer

```
class sync {
private [int] acc, hold = []

bool empty(){ return (hold == []) }

void send(x:int){ acc = acc ++ [x] }


int get(){
  int x;
  if !hold == [] {
    x = head hold;
    hold = tail hold}
  return x }

void tick(){ hold = hold ++ acc }

policy  $\Vdash_{\text{sync}}$ 
}
```


The SYNC Buffer

$C = \{b.\text{tick}\} = \{\sigma\}$
 $A = \{b.\text{empty}, b.\text{get}, b.\text{send}\}$
 $\Sigma.b = (\text{acc}, \text{hold})$



The policy \Vdash_{sync} induces the following enabling conditions:

$\Sigma; E \Vdash_{\text{sync}} \downarrow b.\text{send}$ iff always

$\Sigma; E \Vdash_{\text{sync}} \downarrow b.\text{get}$ iff $\text{length}(\Sigma.b.\text{hold}) > 0$ and
 $\text{can}_\sigma(\Sigma; E)(b.\text{get}) = 0$

$\Sigma; E \Vdash_{\text{sync}} \downarrow b.\text{empty}$ iff $\text{length}(\Sigma.b.\text{hold}) = 0$ or
 $\text{can}_\sigma(\Sigma; E)(b.\text{get}) < \text{length}(\Sigma.b.\text{hold})$

Note: If $b.\text{empty}$, $b.\text{get}$ are executed by the same thread and non-emptiness is tested before $b.\text{get}$, then SYNC is wait-free.

Conclusion

Policy-synchronised Memory

- race-free, determinate sharing of abstract data structures
- synchronous & asynchronous memory accesses for GALS

Towards Practical Application

- Complete experimental implementation of policy-based run-time scheduling in Haskell.
- Develop schedulability analysis and deadlock detection (as in von Hanxleden et al. PLDI'14, Haller et al. SCALA'16).

Extending Theory of Policies

- Develop a (algebraic, logical) policy specification language.
- Extend language to define objects and induce policies from program code (e.g., for SCCharts, Blech).

Related Work

- P. Caspi et al.: *Synchronous Objects with Scheduling Policies: Introducing Safe Shared Memory in Lustre*. LCTES'09.
- R. von Hanxleden et al.: *Sequentially Constructive Concurrency—A conservative extension of the synchronous model of computation*. ACM TECS 2014. Deterministic Concurrency: A Clock-Synchronised Shared Memory Approach
- J. Aguado et al.: *Grounding Synchronous Deterministic Concurrency in Sequential Programming*. ESOP'14.
- L. Kuper et al.: *Freeze after writing: Quasideterministic parallel programming with LVars*. POPL'14.
- P. Haller et. al.: *Reactive Async: Expressive deterministic concurrency*. SCALA'16.
- J. Aguado et al.: *Deterministic Concurrency: A Clock-Synchronised Shared Memory Approach*. ESOP'18.