

MPPA and its use on Real-Time Systems

Matheus Schuh PhD CIFRE Candidate

1st year

Academic Supervisors: Claire MAIZA Pascal RAYMOND Industrial Supervisor: Benoît Dupont de DINECHIN

Outline

Introduction

- Framework for Code Generation of Synchronous Programs
- Related Work
- Evolution of MIA tool
- MPPA3 modeling
- Conclusion

This talk

 \blacksquare Past work from Amaury Graillat¹

- ► Parallel Code Generation of Synchronous Programs for a Many-core **Architecture**
- **Past work from Hamza Rihani**¹
	- \triangleright Many-Core Timing Analysis of Real-Time Systems and its application to an industrial processor
- Overview of ongoing work of my thesis
	- ► Real-Time Operating Environments for Models of Computation Annotated with Logical Execution Time
	- \blacktriangleright Related work
	- \blacktriangleright MIA evolution
	- ► MPPA3 modeling

¹CAPACITES Project

Basic concepts

Real-Time Systems

- A system that must provide valid outputs before a deadline
- Time-critical: timing constraints are part of the specification
- Soft/Hard Real-Time: according to criticality of application

Basic concepts

Synchronous Data-Flow languages

- Network of nodes
- Dependencies and thus order requirements
- Lustre (academic), SCADE (industrial), Blech (Bosch)

Outline

Introduction

2 Framework for Code Generation of Synchronous Programs

- 3 Related Work
- **4** Evolution of MIA tool
- 5 MPPA3 modeling
- 6 Conclusion

Single-Core Code Generation

- **Lustre/SCADE ensures formal semantics and determinism**
- \blacksquare C generated code inherits these properties
- Static schedule given by data-flow programs
- \blacksquare WCET² analysis checks the schedulability
- Sequential execution

²Worst Case Execution Time

Single-Core Code Generation

- **Lustre/SCADE ensures formal semantics and determinism**
- \blacksquare C generated code inherits these properties
- Static schedule given by data-flow programs
- \blacksquare WCET² analysis checks the schedulability
- Sequential execution

Parallel execution in many-core environments is the challenge

²Worst Case Execution Time

Matheus Schuh **MPPA and Real-Time Systems** 25/11/2019 7/35

Many-Core Code Generation

Extraction of parallelism

Generation of sequential code for each node

1 1 node \rightarrow 1 runnable

Many-Core Code Generation

Extraction of parallelism

Generation of sequential code for each node

 \blacksquare 1 node \rightarrow 1 runnable

Interaction between nodes

- **Instantaneous communication**
	- \triangleright Copy output to input
	- \triangleright Notify communication channel
- \blacksquare Delayed communication (pre/fby operator)
	- \triangleright Double buffer and scheduling constraints
- Synchronization
	- \triangleright Dependencies are compiled into blocking waits

Many-Core Code Generation

Extraction of parallelism

Generation of sequential code for each node

 \blacksquare 1 node \rightarrow 1 runnable

Interaction between nodes

Instantaneous communication

- \triangleright Copy output to input
- \triangleright Notify communication channel
- \blacksquare Delayed communication (pre/fby operator)
	- \triangleright Double buffer and scheduling constraints
- Synchronization
	- \triangleright Dependencies are compiled into blocking waits

What about real-time guarantees with parallel execution?

Interference and reaction time

- Single-Core
	- \triangleright WCET is sufficient
- Many-Core
	- \triangleright WCET + interference on shared resources = WCRT³
- **WCRT**
	- \triangleright Most precise approach is too complex
	- \triangleright Naive approach is too pessimistic
- Timing analysis is made based on
	- ► Knowledge of hardware: MPPA
	- ► Knowledge of software: Synchronous Data-Flow
	- ► Hypothesis of time-triggered execution
- Multi-Core Interference Analysis (MIA) tool

³Worst Case Response Time

Framework Execution Model

Platform

- Bare metal
- **Mono-rate non-preemptive static schedule**
- Mapping between runnables and cores done by external tool

Task activation

- Time-triggered execution
- MIA: release dates respecting data dependencies and timing

Banked Memory

- One bank for each core: code, input buffers and local variables
- Execute in a local bank, write to a remote bank
- Interference on communication only

Framework Overview

Introduction

- Framework for Code Generation of Synchronous Programs
- Related Work
- Evolution of MIA tool
- MPPA3 modeling
- Conclusion

Event-triggered vs Time-Triggered

Event-Triggered

- Tasks start as soon as their dependencies are satisfied
- Good for high performance
- May introduces temporal indeterminism

Time-Triggered

- Total control of when tasks start
- **Mainly done statically**

Different approaches

- Temporal Isolation: *Quentin Perret*
	- \blacktriangleright Application domain: avionic
	- \triangleright Phased execution that forces isolation
- Run-time adaptation: *Stefanos Skalistis*
	- ► Parallel interference-sensitive run-time adaptation mechanism
	- \triangleright Based on the actual execution time of tasks
- Interference Delay into schedulability analysis: *Benjamin Rouxel*
	- \triangleright Contention-aware scheduling strategies
	- \triangleright Minimize the pessimism of the global response time
- Compiler-level Integration: *Dumitru Potop-Butucaru*
	- \triangleright Real-time systems compilation
	- \blacktriangleright Allows interferences for better efficiency

Outline

Introduction

- Framework for Code Generation of Synchronous Programs
- Related Work
- Evolution of MIA tool
- MPPA3 modeling
- Conclusion

Multi-Core Interference Analysis

Inputs

- Set of release date of all tasks
- Dependent tasks
- \blacksquare WCET in isolation \pm WC number of accesses

Main idea

- Bounded interference
- Time-triggered execution

Original algorithm example

Method

- **1** Start with initial release dates
- 2 Compute response times $(1st fixed point) + interferences$
- **3** Update the release dates
- 4 Repeat until no release date changes (2nd fixed point)

Original MIA

- **Developed during Hamza thesis with this iterative algorithm**
- Complexity of O(*n* 4)
	- \triangleright Where *n* is the number of tasks
- Stopped converging for hundred of tasks
	- \triangleright Scalability issues
- \blacksquare Written in C++

New interference calculation algorithm

- Accepted paper @ DATE 2020
- Complexity of O(*n* 2)
	- \triangleright No nested loops within all tasks
	- \triangleright No fixed-point iteration
- Scales to thousands of tasks
- Written in Python
- Collaboration with LIP
	- ► Matthieu Moy
	- \blacktriangleright Maximilien Dinechin

New algorithm example

Closed: $n₆$ *t* is after their finish date *Alive:* n_0 , n_4 , n_9 *t* is between release date and finish date
Opening: n_7 *t* is at their release date *t* is at their release date *Future:* n_1 , n_2 , n_{10} *t* is before their finish date

New algorithm in detail

Method

1 Start $t = 0$ and at each iteration jumps to the smaller value of:

- \blacktriangleright The nearest end of alive tasks
- \triangleright The minimal release date of future tasks
- 2 Tasks with their dependencies satisfied are scheduled and the interference with alive tasks is calculated
	- \blacktriangleright They cannot interfere with dead tasks
	- \blacktriangleright Their interference with future tasks is yet to be computed
- **3** When a task is scheduled
	- \blacktriangleright Its release date is definitely set
	- \triangleright Will not move with future tasks

Complexity reduction

■ Only tasks in the alive group need to be considered for interference calculation

Experimental Results

 $LS = 4$

 $NL = 4$

NL = 16

Experimental Results

 $Nl = 64$

Key numbers

■ LS64 with 256 tasks

- ◮ C++: 1121.79*^s* [×] Python: 4.13*^s*
- ► 270 times faster

NL64 with 384 tasks

- ◮ C++: 535.24*^s* [×] Python: 0.9*^s*
- ► 593 times faster

Outline

Introduction

- Framework for Code Generation of Synchronous Programs
- Related Work
- Evolution of MIA tool
- MPPA3 modeling
- Conclusion

Coolidge overview

COOLIDGE PROCESSOR

5 compute clusters at 1200 MHz 2x 100Gbps Ethernet, 16x PCIe Gen4

COMPUTE CLUSTER

16+1 cores, 4 MB local memory NoC and AXI global interconnects

6-ISSUE VLIW CORE

64x 64-bit register file 128MAC/c tensor coprocessor

Key modeling points

Intra-Cluster arbitration

■ Cache L1 arbiter: **Fixed-Priority** for DC, LD.U and STORE

- \triangleright Code static analysis to determine longest DC interactions
- Shared Memory arbiter: **Configurable Round-Robin**
	- \blacktriangleright Per cluster configuration
	- ► Determines how many requests each initiator can issue at a time

Inter-Cluster arbitration

- Interaction with DMA NoC on MPPA3 is different
- New Crossbar (AXI)
	- ▶ Point to point connection between clusters
	- ► Deficit Round-Robin arbitration at cluster arrival point

Intra-Cluster arbitration

Inter-Cluster arbitration

Difficulties

■ New arbitration policies

- FP: Cache L1
- 2 CRR: SMEM
- 3 DRR: Crossbar
	- \blacktriangleright Timing analysis is harder
	- \triangleright More caveats than a RR or TDMA
- \blacksquare Hardware was not ready yet (now it is!)
	- \triangleright Simulator does not model these details
	- \triangleright No way to verify the accuracy of our model

Outline

Introduction

- Framework for Code Generation of Synchronous Programs
- Related Work
- Evolution of MIA tool
- MPPA3 modeling

Thesis objectives

- Right abstraction level for efficient implementation of Real-Time applications
	- \blacktriangleright RTOS⁴
	- \blacktriangleright High-level communication layer, such as DDS⁵
	- \triangleright More generic than bare metal w/o losing flexibility
- Versatile model of computation
	- ► Lustre/SCADE
	- \blacktriangleright Simulink
	- ► LET, such as Giotto
	- ▶ PREM (Predictable Execution Model)
	- \blacktriangleright Mixed criticality

⁴ Real-Time Operating System ⁵Data Distribution Service

Revisited Framework Overview

Ongoing/Future work

Ongoing

- \blacksquare PREM on MPPA2
- SCADE MPPA3 Integration

Future

- Experiments with RTOS tasks generation
- **Possibly LET**

Thanks for your attention! **Questions?**

You cand find me at

matheus.schuh@univ-grenoble-alpes.fr http://www-verimag.imag.fr/~schuhm/