

## MPPA and its use on Real-Time Systems

Matheus Schuh

PhD CIFRE Candidate 1<sup>st</sup> year

#### Academic Supervisors: Claire MAIZA Pascal RAYMOND Industrial Supervisor: Benoît Dupont de DINECHIN



## Outline



## 1 Introduction

- 2 Framework for Code Generation of Synchronous Programs
- 3 Related Work
- 4 Evolution of MIA tool
- 5 MPPA3 modeling
  - 6 Conclusion

## This talk



Past work from Amaury Graillat<sup>1</sup>

- Parallel Code Generation of Synchronous Programs for a Many-core Architecture
- Past work from Hamza Rihani<sup>1</sup>
  - Many-Core Timing Analysis of Real-Time Systems and its application to an industrial processor
- Overview of ongoing work of my thesis
  - Real-Time Operating Environments for Models of Computation Annotated with Logical Execution Time
  - Related work
  - MIA evolution
  - MPPA3 modeling

#### <sup>1</sup>CAPACITES Project

Matheus Schuh

## **Basic concepts**



#### **Real-Time Systems**

- A system that must provide valid outputs before a deadline
- Time-critical: timing constraints are part of the specification
- Soft/Hard Real-Time: according to criticality of application



## **Basic concepts**



#### Synchronous Data-Flow languages

- Network of nodes
- Dependencies and thus order requirements
- Lustre (academic), SCADE (industrial), Blech (Bosch)



## Outline



#### 1 Introduction

#### 2 Framework for Code Generation of Synchronous Programs

- 3 Related Work
- 4 Evolution of MIA tool
- 5 MPPA3 modeling
- 6 Conclusion

## Single-Core Code Generation



- Lustre/SCADE ensures formal semantics and determinism
- C generated code inherits these properties
- Static schedule given by data-flow programs
- WCET<sup>2</sup> analysis checks the schedulability
- Sequential execution

<sup>2</sup>Worst Case Execution Time

Matheus Schuh

## Single-Core Code Generation



- Lustre/SCADE ensures formal semantics and determinism
- C generated code inherits these properties
- Static schedule given by data-flow programs
- WCET<sup>2</sup> analysis checks the schedulability
- Sequential execution

Parallel execution in many-core environments is the challenge

<sup>2</sup>Worst Case Execution Time

Matheus Schuh

MPPA and Real-Time Systems

25/11/2019 7 / 35

## Many-Core Code Generation



#### Extraction of parallelism

■ Generation of sequential code for each node

 $\blacksquare 1 \text{ node} \rightarrow 1 \text{ runnable}$ 

## Many-Core Code Generation

#### Extraction of parallelism

■ Generation of sequential code for each node

 $\blacksquare 1 \text{ node} \rightarrow 1 \text{ runnable}$ 

#### Interaction between nodes

- Instantaneous communication
  - Copy output to input
  - Notify communication channel
- Delayed communication (pre/fby operator)
  - Double buffer and scheduling constraints
- Synchronization
  - Dependencies are compiled into blocking waits



## Many-Core Code Generation

### Extraction of parallelism

Generation of sequential code for each node

 $\blacksquare 1 \text{ node} \rightarrow 1 \text{ runnable}$ 

#### Interaction between nodes

- Instantaneous communication
  - Copy output to input
  - Notify communication channel
- Delayed communication (pre/fby operator)
  - Double buffer and scheduling constraints
- Synchronization
  - Dependencies are compiled into blocking waits

#### What about real-time guarantees with parallel execution?

Matheus Schuh

MPPA and Real-Time Systems



## Interference and reaction time



- Single-Core
  - WCET is sufficient
- Many-Core
  - WCET + interference on shared resources = WCRT<sup>3</sup>
- WCRT
  - Most precise approach is too complex
  - Naive approach is too pessimistic
- Timing analysis is made based on
  - Knowledge of hardware: MPPA
  - Knowledge of software: Synchronous Data-Flow
  - Hypothesis of time-triggered execution
- Multi-Core Interference Analysis (MIA) tool

#### <sup>3</sup>Worst Case Response Time

## Framework Execution Model



#### Platform

- Bare metal
- Mono-rate non-preemptive static schedule
- Mapping between runnables and cores done by external tool

#### Task activation

- Time-triggered execution
- MIA: release dates respecting data dependencies and timing

#### **Banked Memory**

- One bank for each core: code, input buffers and local variables
- Execute in a local bank, write to a remote bank
- Interference on communication only

MPPA and Real-Time Systems

## Framework Overview









#### 1 Introduction

- 2 Framework for Code Generation of Synchronous Programs
- 3 Related Work
  - 4 Evolution of MIA tool
- 5 MPPA3 modeling
  - 6 Conclusion

## Event-triggered vs Time-Triggered



#### **Event-Triggered**

- Tasks start as soon as their dependencies are satisfied
- Good for high performance
- May introduces temporal indeterminism

### **Time-Triggered**

- Total control of when tasks start
- Mainly done statically

## Different approaches



- Temporal Isolation: Quentin Perret
  - Application domain: avionic
  - Phased execution that forces isolation
- Run-time adaptation: Stefanos Skalistis
  - Parallel interference-sensitive run-time adaptation mechanism
  - Based on the actual execution time of tasks
- Interference Delay into schedulability analysis: Benjamin Rouxel
  - Contention-aware scheduling strategies
  - Minimize the pessimism of the global response time
- Compiler-level Integration: *Dumitru Potop-Butucaru* 
  - Real-time systems compilation
  - Allows interferences for better efficiency

## Outline



### 1 Introduction

- 2 Framework for Code Generation of Synchronous Programs
- 3 Related Work
- 4 Evolution of MIA tool
- 5 MPPA3 modeling
- 6 Conclusion

## Multi-Core Interference Analysis



#### Inputs

- Set of release date of all tasks
- Dependent tasks
- WCET in isolation + WC number of accesses

#### Main idea

- Bounded interference
- Time-triggered execution

## Original algorithm example













## Original algorithm in detail



#### Method

- 1 Start with initial release dates
- 2 Compute response times (1<sup>st</sup> fixed point) + interferences
- 3 Update the release dates
- 4 Repeat until no release date changes (2<sup>nd</sup> fixed point)

## **Original MIA**



- Developed during Hamza thesis with this iterative algorithm
- Complexity of  $O(n^4)$ 
  - Where n is the number of tasks
- Stopped converging for hundred of tasks
  - Scalability issues
- Written in C++

## New interference calculation algorithm



- Accepted paper @ DATE 2020
- Complexity of  $O(n^2)$ 
  - No nested loops within all tasks
  - No fixed-point iteration
- Scales to thousands of tasks
- Written in Python
- Collaboration with LIP
  - Matthieu Moy
  - Maximilien Dinechin

## New algorithm example





Closed:  $n_6$ Alive:  $n_0, n_4, n_9$ Opening:  $n_7$ Future:  $n_1, n_2, n_{10}$  *t* is after their finish date *t* is between release date and finish date *t* is at their release date *t* is before their finish date

## New algorithm in detail



#### Method

1 Start t = 0 and at each iteration jumps to the smaller value of:

- The nearest end of alive tasks
- The minimal release date of future tasks
- 2 Tasks with their dependencies satisfied are scheduled and the interference with alive tasks is calculated
  - They cannot interfere with dead tasks
  - Their interference with future tasks is yet to be computed
- 3 When a task is scheduled
  - Its release date is definitely set
  - Will not move with future tasks

### Complexity reduction

 Only tasks in the alive group need to be considered for interference calculation

## **Experimental Results**



LS = 4







NL = 4



*NL* = 16



## **Experimental Results**







 $O(n^{1.91})$ 

01d (C++)

O(n4.94

104

103

nodes

ime (s)

10-1

 $10^{2}$ 

#### Key numbers

#### ■ LS64 with 256 tasks

- ► C++: 1121.79s × Python: 4.13s
- 270 times faster

#### NL64 with 384 tasks

- C++: 535.24s × Python: 0.9s
- 593 times faster

## Outline



### 1 Introduction

- 2 Framework for Code Generation of Synchronous Programs
- 3 Related Work
- 4 Evolution of MIA tool
- 5 MPPA3 modeling
  - 6 Conclusion

## Coolidge overview





#### **COOLIDGE PROCESSOR**

5 compute clusters at 1200 MHz 2x 100Gbps Ethernet, 16x PCIe Gen4



#### **COMPUTE CLUSTER**

16+1 cores, 4 MB local memory NoC and AXI global interconnects



#### **6-ISSUE VLIW CORE**

64x 64-bit register file 128MAC/c tensor coprocessor

## Key modeling points



#### Intra-Cluster arbitration

#### ■ Cache L1 arbiter: Fixed-Priority for DC, LD.U and STORE

- Code static analysis to determine longest DC interactions
- Shared Memory arbiter: Configurable Round-Robin
  - Per cluster configuration
  - Determines how many requests each initiator can issue at a time

#### Inter-Cluster arbitration

- Interaction with DMA NoC on MPPA3 is different
- New Crossbar (AXI)
  - Point to point connection between clusters
  - Deficit Round-Robin arbitration at cluster arrival point

## Intra-Cluster arbitration





## Inter-Cluster arbitration





## Difficulties



New arbitration policies

- 1 FP: Cache L1
- 2 CRR: SMEM
- 3 DRR: Crossbar
  - Timing analysis is harder
  - More caveats than a RR or TDMA
- Hardware was not ready yet (now it is!)
  - Simulator does not model these details
  - No way to verify the accuracy of our model

## Outline



### 1 Introduction

- 2 Framework for Code Generation of Synchronous Programs
- 3 Related Work
- 4 Evolution of MIA tool
- 5 MPPA3 modeling
- 6 Conclusion

## Thesis objectives



- Right abstraction level for efficient implementation of Real-Time applications
  - RTOS<sup>4</sup>
  - High-level communication layer, such as DDS<sup>5</sup>
  - More generic than bare metal w/o losing flexibility
- Versatile model of computation
  - Lustre/SCADE
  - Simulink
  - LET, such as Giotto
  - PREM (Predictable Execution Model)
  - Mixed criticality

<sup>4</sup>Real-Time Operating System <sup>5</sup>Data Distribution Service

Matheus Schuh

## **Revisited Framework Overview**





## Ongoing/Future work



#### Ongoing

- PREM on MPPA2
- SCADE MPPA3 Integration

#### **Future**

- Experiments with RTOS tasks generation
- Possibly LET



# Thanks for your attention! Questions?

#### You cand find me at

matheus.schuh@univ-grenoble-alpes.fr
http://www-verimag.imag.fr/~schuhm/