

STRING DIAGRAM SEMANTICS OF DIGITAL CIRCUITS

Dan R. Ghica

joint work with Achim Jung and Aliaume Lopez

Synchron 2019 @ Aussois





UNIVERSITY OF
BIRMINGHAM

FMCAD'17 // CSL'18



VERITYGOS.ORG





VS

File Edit View Navigation Try Tactics Templates Queries Tools Compile Windows Help

Arith.v Arith_base.v PeanoNat.v

```

revert m; induction n; destruct m; simp; rewrite ?IHn; split; auto; easy.
Qed.

lemma compare_lt_iff n m : (n ?= m) = Lt <-> n < m.
Proof.
revert m; induction n; destruct m; simpl; rewrite ?IHn; split; try easy.
- intros _ . apply Peano.le_n_S, Peano.le_0_n.
- apply Peano.le_n_S.
- apply Peano.le_S_n.
Qed.

lemma compare_le_iff n m : (n ?= m) <> Gt <-> n <= m.
Proof.
revert m; induction n; destruct m; simpl; rewrite ?IHn.
- now split.
- split; intros. apply Peano.le_0_n. easy.
- split. now destruct 1. inversion 1.
- split; intros. now apply Peano.le_n_S. now apply Peano.le_S_n.
Qed.

lemma compare_antisym n m : (m ?= n) = CompOpp (n ?= m).
Proof.
revert m; induction n; destruct m; simpl; trivial.
Qed.

lemma compare_succ n m : (S n ?= S m) = (n ?= m).

```

2 subgoals

n : nat

IHn : forall m : nat, (n ?= m) <> Gt <-> n <= m

m : nat

H : n <= m

(1/2)

S n <= S m

(2/2)

n <= m


Messages Errors Jobs

SYNTACTIC REASONING

- formalisation
- manipulating open terms
- partial evaluation // supercompilation
- symbolic execution // abstract interpretation
- success story in PLs: opsem // types // logics


CAN WE REASON
EQUATIONALLY
SYNTACTICALLY
OPERATIONALLY
ABOUT CIRCUITS?

COMBINATIONAL FEEDBACK




if c **then** $F(G(x))$ **else** $G(F(x))$


STRING DIAGRAMS



COMPOSITION



$$f \circ g : 4 \rightarrow 1$$




$$f \otimes g : 7 \rightarrow 4$$

IDENTITY AND SYMMETRY




$\text{id}_4: 4 \longrightarrow 4$



$\gamma_4: 8 \longrightarrow 8$

TRACE




$$\text{Tr}(f) : 3 \rightarrow 3$$

SOUND AND COMPLETE EQUATIONAL SYSTEM

STRICT SYMMETRIC TRACED MONOIDAL
CATEGORY
 \cong
GRAPHS*


* Monoidal hypergraphs.

EXAMPLE OF EQUATION




$$(f \cdot f') \otimes (g \cdot g') = (f \otimes g) \cdot (f' \otimes g')$$

EXAMPLE OF EQUATION



$$\text{Tr}(f \cdot (g \otimes n)) = \text{Tr}((g \otimes m) \cdot f)$$

EXAMPLE OF PROPOSITION




$$\mathrm{Tr}^q(g \cdot (m \otimes \mathrm{Tr}^p(f')) \otimes n) \cdot h = \mathrm{Tr}^{p+q}((p \otimes g) \cdot (x_{p,m} \otimes r) \cdot f' \cdot (x_{m,p} \otimes r) \otimes n) \cdot (p \otimes h)$$


Equational \approx Diagrammatic

SMALL AXIOMS

Streaming: For any levels $\mathbf{v} = v \otimes v'$ and gate k , $(\delta^2 \otimes \mathbf{v}) \cdot \nabla_2 \cdot k = ((\delta^2 \cdot k) \otimes (\mathbf{v} \cdot k)) \cdot \nabla_1$.





CARTESIAN PRODUCT




$$\langle f, f \rangle = \Delta_n \cdot (f \otimes f) = f \cdot \Delta_m \quad f \cdot w^m = w^m.$$

DIAGRAMMATIC PROOF




induction

DIAGRAMMATIC PROOF




$$f \cdot j = 1$$

DIAGRAMMATIC PROOF




diagrammatic reasoning

DIAGRAMMATIC PROOF




induction hypothesis

DIAGRAMMATIC PROOF




diagrammatic reasoning

DIAGRAMMATIC PROOF



corollary of determinism (separate proof)

DIAGRAMMATIC PROOF




diagrammatic reasoning

EQUATIONS \Rightarrow SPECS


DIAGRAMS \Rightarrow CALCULATIONS

TRACE + PRODUCT = ITERATION




$$\text{iter}^n(f) = \text{Tr}^n(f \cdot (\Delta_n \otimes n)) : m \rightarrow n$$

Iteration: $\text{iter}(f) = \langle m, \text{iter}(f) \rangle \cdot f$




COMBINATIONAL FEEDBACK




open

COMBINATIONAL FEEDBACK




Copy the 0 stream

COMBINATIONAL FEEDBACK




Use equational properties of MUXs (proved elsewhere)

COMBINATIONAL FEEDBACK




For any (equal) delays (including 0-delays)


GRAPH REWRITE




GRAPH REWRITE




GRAPH REWRITE




GRAPH REWRITE




GRAPH REWRITE




TRANSISTOR-LEVEL (MOSFET)



TRANSISTOR-LEVEL (MOSFET)



► **Proposition 16.** Given a graph representing a passified, global trace, global delay circuit, $f : m + n + p + q \rightarrow m + n + r$, the following rewrite rule is sound:



► **Lemma 17.** A passified, global-trace, global-delay circuit can be unfolded in a time linear in the size of its graph representation.

► **Theorem 18.** Closed delay-guarded circuits with no inputs are productive. Given the TCFG representation of a delay-guarded feedback, the rewrite system will produce a TCFG graph representing a circuit $v :: g$ in a finite number of steps.

► **Theorem 19.** If a closed, global-trace, global-delay circuit is unproductive after one unfolding then it will always be unproductive.

RELATED WORK

- **HLS** : Sheeran, Luk, Singh, Gill...
- **Denotational Semantics** : Mendler, Shiple, Berry...
- **Diagrammatics** : Kissinger, Coecke, Abramsky...
- **Systems** : Sobocinsky, Zanasi, Bronchi...
- **Category theory** : Baez, Stay, Stefanescu, Hasegawa...

CONCLUSION

- the interplay of **equations** and **diagrams**
- full **automation** of (partial) evaluation
- **compositional** VHDL/Verilog